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Abstract—In a common dc link dual-fed Open-End Winding
Permanent Magnet Synchronous Motor (OEW-PMSM) topology
it is well known how the additional flow of a Zero-Sequence
Current (ZSC) is permitted. The low Zero-Sequence Impedance
(ZSI) characteristic of high speed machines leads to high intensity
and high frequency ripple of the ZSC. Therefore there is the
necessity to eliminate the Zero-Sequence-Voltage (ZSV) produced
by the two Voltage Source Converters (VSCs) that feed the
machine. Furthermore the non-sinusoidal back Electro Magnetic
Force (back EMF) causes the circulation of a third harmonic
ZSC. An OEW-PMSM high speed starter-generator fed by a
dual-inverter with single dc link is considered. Part I of this
work proposes a modulation for the considered topology able
to eliminate instantaneously the ZSV produced. In this paper a
detailed analysis of the Dead Time (DT) effect on the ZSV has
been carried out and a novel hysteresis control for the ZSC using
the DT as a control action is presented. The DT produces a ZSV
distortion on the zero-axis that can be used to control the third
harmonic ZSC flowing due to the non-sinusoidal machine back
EMF.
Index Terms—Open-End Winding Machine, Permanent Mag-
net Synchronous Motor, Dual-Fed Single dc-link drive, Dead
Time, Zero-Sequence Voltage, Zero-Sequence Current, Histeresys
Control.
I. INTRODUCTION
One dc supply and a floating bridge [1], two isolated dc
power supplies [2] or a single dc supply can be adopted for
the dual-fed OEW. The causes of circulation of additional
ZSC can be attributed to ZSV generated by the converters,
third harmonic component of the back EMF, devices’ DTs and
voltage drops as widely discussed in [3], [4]. The single dc link
topology allows for a significant simplification of the OEW
drive but at the same time it allows the ZSC to flow freely
in the system [5]. In particular conditions such as extremely
low ZSI the high-frequency ZSV produced by the modulation
cannot be neglected since the low ZSI will not filter out
anymore these frequencies. This paper considers the case of
an high speed OEW-PMSM, therefore characterized by low
phase inductance (355µH). The ZSV must be instantaneously
zero, in order to avoid the circulation high intensity ZSC.
The PMSM considered in previous works [6] [4] [7] have
significantly higher phase inductances (respectively 8.5mH ,
61.7mH and 17mH) compared to the high speed OEW here
considered. As discussed in Part I, many modulations for the
single dc link OEW-PMSM drive have been proposed aiming
to control to zero the average ZSV produced by the two
converters on the controller sampling time [6], [8]–[10].
Fig. 1. Dual-Fed single dc-link OEW-PMSM with mixed technology VSCs.
These modulations previously proposed in the literature pro-
vide a controllable ZSV which is not instantaneously zero on
the controller sampling time therefore causing an unacceptable
ZSC if used to control a OEW-PMSM characterized by low
ZSI. Furthermore the modulations existing in the literature are
not suitable to control the mixed technology dual-inverter that
has been selected to drive the high speed starter-generator.
As demonstrated in [11], [12] SiC technology in combination
with standard IGBT devices can be used to increase the
system efficiency. The SVPWM proposed in Part I of this
work achieves instantaneous elimination of the ZSV applied
by the two VSCs. The IGBT VSC is six-step modulated
introducing intense harmonics which are compensated by the
SiC-based VSC, which can be seen as an active filter. Due
to the rotor shaping and coil arrangement most of the PMSM
have a non-sinusoidal back EMF, mostly characterized by its
third harmonic. As shown in Part I even if the ZSV applied
by the VSCs is instantaneously eliminated the ZSC can still
flow in the system due to the third harmonic back EMF. The
solutions previously proposed to eliminate the ZSC are based
on introducing a regulator on the zero-axis and then applying
a modulation able to synthesize the reference ZSV. Different
solutions have been proposed, a simple PI regulator for the
zero-axis is proposed in [6], a Proportional Resonant (PR)
controller is implemented in [4] where the reference ZSV is
synthesized by zero vector redistribution while in [10] the
ZSC is effectively eliminated with a frequency adaptive PR
controller to take into account that the ZSC frequency changes
according to the operating speed. Since a ZSV cannot be
2applied to the OEW-PMSM characterized by low ZSI, it is
necessary to find an alternative solution to eliminate the ZSC.
Since a zero-axis control cannot be performed in the average
sense the possibility to use the DTs as a control action has been
evaluated. The effect of the DT on the ZSV has been analysed.
In [13], [14] a detailed model of the inverter non-linearities
is proposed. Techniques for feed-forward compensation of the
DTs and voltage drops are proposed in [13], [15], [16]. These
methods need an off-line identification of the inverter param-
eters while in [17] the identification is done at the start up by
injecting a set of dc and ac currents. An alternative method
to compensate the DT for the PWM based modulators is the
Pulse Based Dead Time Compensation (PBDTC) method [18],
which allows to identify when the ZSV distortion introduced
by the DT happens and its polarity. In this paper the SVM
for the mixed technology dual-inverter proposed in Part I is
adapted to an hybrid SVPWM in order to use the PBDTC. In
this way each ZSV distortion introduced by the DT time can
either be compensated or not, in this way full control of the DT
voltage distortion on each converter’s leg is achieved. Given
the high dynamics of the ZSC the zero-axis controller needs
to be implemented in FPGA, the novel hysteresis control of
the ZSC using the converter’s ZSV distortion introduced by
the DT as a control action is presented and experimentally
validated. The hysteresis band can be selected as small as
desired to eliminate the ZSC produced by the third harmonic
back EMF of the machine. The focus of this work is to
develop an alternative way to control the ZSC for the mixed
technology dual-inverter selected to control the high speed
starter generator OEW-PMSM drive.
II. EQUIVALENT ZERO-SEQUENCE CIRCUIT FOR THE
OEW-PMSM
A 3-phase, p-pole, PMSM [19] where the neutral point
of the stator windings has been opened is considered. The
mathematical system of equations describing the behaviour of
the machine are reported in Part I. The dynamic behaviour of
the zero-sequence axis for the OEW-PMSM is described by
(1)




where V A0 and V
B
0 are generated by the VSCs and
3ωeλmk3λcos(3θ) is generated by the third harmonic back
EMF. ωe is the machine electrical speed, L0 is the 0-axes
inductance and Rs is the stator windings resistance. Since a
common dc-link topology has been chosen the zero-sequence
circuit cannot be neglected, therefore the third harmonic back
EMF has to be considered. λm is the peak flux linkage
established by the rotor permanent magnets. k3λ is defined
as the ratio between the third harmonic flux and λm. θ is the
rotor angular position of the machine. It can be noticed that
even if the ZSV V A0 − V B0 produced by the dual-inverter is
instantaneously eliminated ZSC would still flow due to the
third harmonic back EMF.
TABLE I
SINGLE INVERTER SWITCHING STATES
Voltage Vector Gate Signals Vα Vβ V0
V0 [0 0 0] 0 0 −1/2
VA [1 0 0] 2/3 0 −1/6
VB [1 1 0] 1/3 1/
√
3 1/6
VC [0 1 0] −1/3 1/
√
3 −1/6
VD [0 1 1] −2/3 0 1/6
VE [0 0 1] −1/3 −1/
√
3 −1/6
VF [1 0 1] 1/3 −1/
√
3 1/6
V7 [1 1 1] 0 0 1/2
III. DUAL-FED OEW-PMSM DRIVE REFERENCE
VOLTAGES
The two VSCs use different technologies for the power
modules, IGBT and SiC devices respectively. As explained in
Part I the voltage references for the two VSCs are chosen in
order to exploit the different nature of the power devices used.
The IGBT VSC is square wave modulated at the fundamental
frequency set by the motor speed while the SiC converter
supplies the voltages necessary to have sinusoidal voltages on



















PMSM are the OEW-PMSM reference phase volt-
ages obtained from standard Field Oriented Control (FOC).
The voltage vectors admissible to synthesize the reference
voltages (2) are the ones with zero V0 component if the
ZSV V A0 − V B0 wants to be kept at zero. Table I shows
the voltage components in the αβ0 reference system for the
8 switching states for a single VSC. The active vectors of
the single inverter can be grouped in two sets, the ones that
produce a negative ZSV (VA, VC and VE) and the ones that
produce a positive ZSV (VB , VD and VF ). VSC B synthesizes
its reference voltage according to which set belongs the active
voltage vector that the square-wave modulated VSC A is
applying. The dwelling times for the three active vectors
can be found similarly as done for a standard SVM and are
reported in Part I. The three vectors can therefore be applied
in 3! = 6 possible permutations. The three vectors will be
identified as tmin, tmed and tmax according to their dwelling
time. Thanks to the modulation introduced the ZSV V PMSM0
generated by the converters is instantaneously zero apart from
the voltage distortion introduced by the DTs, therefore a ZSC
PI controller is not needed.
IV. DEAD-TIME EFFECT ON OEW-PMSM ZSV
Failure of the switching devices and even of the whole
inverter is possible if a DT is not added in the control
scheme to ensure proper operation of the inverter. In this way
the bridge shoot through can always be avoided eliminating
additional losses or even thermal runaway. Usually several
micro seconds are required for the DT which are no longer
ignorable in the inverter modelling. Even if the gate signal DT
3Fig. 2. DT effect on V PMSM0 . From top: top gate signal of leg a of VSC B
and relative voltage. top gate signal of leg b of VSC B and relative voltage.
top gate signal of leg c of VSC B and relative voltage. ZSV V B0 of VSC B
and ZSV V PMSM0 on the OEW-PMSM
is always applied, the phase voltage distortion happens only in
the two following cases: sj switches from 0 to 1 and ij > 0
or sj switches from 1 to 0 and ij < 0 where i is the phase
current, s is the switching state of the leg top device and j
stands for the jth inverter leg. Fig. 2 shows the three states
of VSC B and their output phase voltages va′0, vb′0 and vc′0
in the case of ia > 0, ib > 0 and ic < 0. The set of vectors
which produce a negative ZSV is considered, in particular the
transition from VA to VC is analysed. Therefore the DT will
cause a voltage distortion only on vb′0. In fact when both the
upper and lower devices are off the phase current will keep
flowing through the lower diode keeping the voltage clamped
to −Vdc2 . During the DT the ZSV V A0 is −Vdc2 different from
the ZSV produced by VSC A which is −Vdc6 . The result is
a positive ZSV V0 on the machine that will cause a ZSC to
circulate. It can be noticed that for the same switching VA to
VC with ia < 0, ib < 0 and ic > 0 that the DT distortion on
leg a′ due to a transition from 1 to 0 causes a negative ZSV
on the machine. Similarly the same analysis can be done for
the set of vectors tVB , tVD , tVF which produce a positive ZSV
observing the same behaviour as the vectors tVA , tVC , tVE .
A. Dead-Time compensation for PWM Voltage Inverter
The Pulse-Based DT Compensation (PBDTC) is a simple
but efficient method for PWM VSC proposed in [18] to
compensate for the voltage distortion introduced by the DT.
The two switching conditions that lead to a voltage distortion
are shown in Fig. 3. The compensation technique is based on
being able to identify the switching condition for which there
is distortion. Firstly the sign of the ij phase current is checked,
secondly the value of the top gate signal sj at the previous
Fig. 3. PBDTC compensation technique. Top: triangular PWM carrier,
refernce signal (black line) and compensated reference signal (red line).
Middle: top jth phase gate signal (black line) and top compensated gate
signal (red line). Bottom: jth phase leg voltage.
Fig. 4. PBDTC block diagram.
time instant and the carrier slope are checked. In fact if sj
is 1 and the carrier slope is positive it means there will be
a transition from 0 to 1, vice versa if sj is 0 and the carrier
slope is negative the commutation will be from 1 to 0, the leg
switch will be affected by voltage distortion depending on the
phase current sign according to Fig. 3. By lowering or rising
the leg’s duty cycle of tDT the gate’s switch is anticipated
of tDT therefore obtaining the leg voltage to change at the
ideal switching instant avoiding any voltage distortion. Fig. 4
reports the block diagram for the PBDTC.
4B. Dead-Time compensation for the 3 active vectors SVPWM
In order to apply the PBDTC method to the SVM used to
synthesize VSC B reference voltages V
∗
B it is necessary to use
an hybrid SVPWM technique. For each inverter leg a carrier
based modulator which allows to apply only active voltage
vectors is proposed. Each carrier starts at each sample time
Ts from the value Ts and decreases with slope −1 so that it
would reach zero for Ts. Referring to the modulation presented
in Part I let’s consider first the set of vectors which give a
negative ZSV, once the dwelling time for tVA , tVC , tVE are cal-
culated they are reorganized in ascending order as tmin, tmed
and tmax, from Table II the corresponding permutation of the
order in which the three vectors are applied can be selected.
The associated duty cycles can easily be found by observing
the order in which the legs switch and the time for which each
vector is applied. Fig. 5 shows the case where the permutation
number 5 of the negative ZSV set is considered. The vectors
tVA , tVC and tVE will be applied for tmin, tmed and tmax
respectively. From the comparison of the leg carrier with the
leg duty the leg gate signal is obtained. The time instants where
the leg counters change slope can be pre-calculated according
to the value of the dwelling times tmin, tmed and tmax. E.g.
referring always to Fig. 5 and considering the leg a
′
the point
at which the carrier changes slope from negative to positive is
t1
a′ inf that is Ts − tmin2 , the point t1a′sup at which the carrier
changes slope from positive to negative is Ts + tmed+tmax2 .
Fig. 6 shows the legs’ carriers, the legs’ duties cycles and the
corresponding gate signals for the permutation number 5 of the
set of vectors which give a positive ZSV. Similarly as done for
the other set the legs’ duties are reported in Table III. With the
proposed legs’ carriers a PWM able to apply only the active
vectors calculated from the 3 active vectors SVM is obtained.
Furthermore the PBDTC method can now be applied as it
would have been done for a standard PWM. After detecting
if the voltage distortion due to the DT would take place, by
simply rising or lowering the leg’s duty cycle it is possible to
anticipate the commutation and obtain the desired leg voltage
and compensate the ZSV distortion that the DT would have
caused.
C. Dead-Time Hysteresis Control of ZSC
Even if the VSCs’ ZSV is set to zero thanks to the
modulation proposed in Part I and the DT ZSV distortion
is eliminated by the compensation proposed in Section IV-B,
from (1) it can be seen that the ZSC would still not be zero
due to the third harmonic back EMF of the machine. The
ZSC i0 is a sinusoidal waveform oscillating at three times
the fundamental frequency of rotation. Due to the modulation
implemented no ZSV can be applied on the OEW-PMSM
therefore no control action is possible on the zero axis.
Therefore also the possibility to use any standard controller to
eliminate the ZSC cannot be considered since a variable ZSV
to synthesize the reference ZSV coming from either a PI, a
PR or a FAPR cannot be applied to the machine. In order to
eliminate the ZSC the non-linear DT action is considered. The
proposed DT compensation method allows to identify when
the voltage distortion happens. It also allows to eliminate the
Fig. 5. Proposed SVPWM carriers (black line), modulating signals (red line)
and gate signals (green line) for the set of vectors which give a negative ZSV.
TABLE II
PERMUTATIONS OF THE SET OF VOLTAGE VECTORS WHICH GIVE A


























































  TsTs − tmin









  Ts − tminTs
Ts − tmin − tmed

voltage distortion by anticipating of tDT the switching time.
Let’s consider instead the case in which the ZSV distortion
introduced by the DT is desired as a possible control action
for the ZSC i0. In fact the distortion introduced by the DT
on the ZSV can be foreseen and it has a well known value
as described in Section IV. Therefore the ZSV distortion can
be used as a zero-axis control action for the third harmonic
ZSC. As described in Section IV-A a commutation from 0
5Fig. 6. Proposed SVPWM carriers (black line), modulating signals (red line)
and gate signals (green line) for the set of vectors which give a positive ZSV.
TABLE III
PERMUTATIONS OF THE SET OF VOLTAGE VECTORS WHICH GIVE A


































































 Ts − tminTs
Ts

to 1 or from 1 to 0 could lead to a V0 of VDC3 or −VDC3
respectively and thanks to the PBDTC method it is possible
to identify when the DT distortion takes place and if it is a
positive or negative ZSV. Based on the previous observation
an hysteresis i0 controller as been developed. Due to the high
dynamics of the ZSC the controller cannot be implemented
on the DSP microprocessor. The phase currents are sampled
every 1 µs by the FPGA and used to calculate the ZSC. The
Fig. 7. Modified PBDTC logic for DT hysteresis control.
TABLE IV
HIGH SPEED STARTER-GENERATOR OEW-PMSM PARAMETERS.
Lq 355 [µH] Ld 355 [µH]
Rs 1.64 [mΩ] p 3 [-]
λm 0.086532 [V s] k3λ 1.4110−3 [-]
FPGA implementation allows to calculate the i0 current with
high frequency and it can be checked if the i0 current is bigger
or smaller of the desired hysteresis band [i0lim,−i0lim]. If i0
is higher than i0lim the DT voltage distortion associated with
a switch commutation from 1 to 0 which would lead to a
V0 of −VDC3 is not compensated. Instead a ZSV V0 of VDC3 is
applied when i0 is lower than −i0lim by not compensating the
DT distortion due to a device commutation from 0 to 1. At the
beginning of each sample time which group of active vectors
is applied is known, the DT happens at the transition from
one voltage vector to the following. Whether the i0 ZSC lays
inside or outside the hysteresis band is added to identify if to
compensate or not the DT. If the phase current is positive and a
transition from 0 to 1 will happen than it means that a positive
ZSV distortion will be introduced by the DT. If the ZSC is
lower than the inferior limit of the hysteresis band than the
ZSV distortion id desired and therefore it is not compensated
by leaving the duty cycle to its original value of tj . On the
other hand if the ZSC is inside the hysteresis band then the
duty cycle is corrected accordingly to compensate the DT ZSV
distortion. The modified PBDTC logic is shown in Fig. 7. The
DT hysteresis control, which allows for the ZSC elimination
can be applied all over the range of operation of the dual-
inverter drive with the proposed modulation. As shown in Part
I it corresponds to the circle of radius VDC in the αβ plane.
Furthermore it can be noticed that the DT hysteresis controller
proposed does not depend on the OEW-PMSM parameters, it
exclusively requires the knowledge of the VSC’s DT.
6Fig. 8. Block scheme of the proposed control of the dual fed OEW-PMSM.
DSP implemented controller in the dashed blue area and FPGA implemented
controller in the red area.
TABLE V
OEW-PMSM UNDER TEST PARAMETERS
Lq 1.2 [mH] Ld 1.2 [mH]
Rs 0.99 [Ω] p 3 [-]
λm 0.0286 [V s] k3λ 3.7510−4 [rpm]
V. SIMULATIONS RESULTS
Simulations of the proposed method have been analysed in
Matlab-Simulink with the aid of the Xilinx System Generator
toolbox in order to test the FPGA DT hysteresis controller and
the proposed modulator in closed loop with the OEW-PMSM.
The overall control structure implemented is presented in Fig.
8. The dc-link voltage is set to 540 V with the IGBT and SiC
VSCs switching frequencies of 10 and 40 KHz respectively
while the high speed starter-generator OEW-PMSM parame-
ters are reported in Table IV. Fig. 9 shows the performances of
the proposed SVPWM SZV instantaneous elimination without
the DT hysteresis control. The third harmonic ZSC circulates
due to the non-sinusoidal machine back EMF. The only ZSV
is the one due to the DT distortion introduced on the 0-
axis, in fact the ZSV ranges between ±Vdc3 . In Fig. 10 the
performances when the proposed DT hysteresis control is
implemented on top of the SVPWM for instantaneous ZSV
elimination are shown. The ZSV now assumes only values
equal to ±Vdc3 corresponding to the voltage distortion intro-
duced by the DT which are now controlled by compensating
or not the DT. The possibility of controlling the hysteresis
band is shown by stepping from 3 to 0 A band.
VI. EXPERIMENTAL RESULTS
The electrical and mechanical parameters of the OEW-
PMSM used for the experimental validation have been esti-
mated using the recursive least square method [20] and are
reported in Table V. The machine used for the experimental
validation is a scaled down version of the high speed machine
of which discussed previously which therefore shows the same
problems but on a smaller scale. The experimental set-up is
composed by an OEW-PMSM coupled with a DC motor as
shown in Fig. 11 while the control board specification can
Fig. 9. Simulation Results for the proposed SVPWM for istantaneous ZSV
elimination. 10000 rpm. (a) Phase current ia. X-axis: 2ms/div; Y-axis: 200
A/div; Va0 (red line) X-axis: 2ms/div; Y-axis: 200 V/div.(b) ZSC i0. X-axis:
2ms/div; Y-axis: 5 A/div (c) Phase voltage Vaa’. X-axis: 2ms/div; Y-axis: 500
V/div (d) ZSV V PMSM0 . X-axis: 2ms/div; Y-axis: 100 V/div.
Fig. 10. Simulation Results for the proposed SVPWM and DT hysteresis
control. Change of hysteresis band from 3 to 0 A. 8000 rpm. Top: phase
current ia; Middle: ZSC; Bottom: ZSV.
be found in [21]. The dc-link voltage is 80 V while the
IGBT and SiC VSCs switching frequencies are 10 KHz and
40 KHz respectively. The IGBT DT is set to 3µs while the
SiC one to 1µs. The machine speed is set with a standard
PI speed loop which feeds the reference q-axis current to the
current loop. Fig. 12 shows the performances of the proposed
modulation with the DT hysteresis band set to 0 A. The VSC
A, i.e. the IGBT one is square wave modulated while the
VSC B, i.e. the SiC one is modulated according to (2). The
ZSC ripple is reduced by the modulation proposed while the
third harmonic component has been eliminated by the DT
hysteresis control. Fig. 13 shows the phase current profile
and the ZSC for different values of the hysteresis band while
Fig. 14 shows the phase currents and the ZSC when the
hysteresis band is changed from 0.2 to 0.05 A. The hysteresis
DT control is independent from the operating point of the
7Fig. 11. Experimental set-up: Mixed technology IGBT-SiC common dc link
conerter (white rectangle), control board (orange rectangle), chiller for liquid
cooling of VSCs (yellow rectangle) and OEW-PMSM (blue rectangle).
Fig. 12. Speed wm of 2000 rpm. Proposed modulation with DT hysteresis
control and ZSC band set to 0 A. (a) Phase current ia (blue line), Va0 (red
line). X-axis: 5ms/div; Y-axis: 5 A/div (b) ZSC i0. X-axis: 5ms/div; Y-axis:
0.5 A/div (c) Phase voltage Vaa’. X-axis: 5ms/div; Y-axis: 50 V/div (d) ZSV
V PMSM0 . X-axis: 5ms/div; Y-axis: 20 V/div
machine. Experimental results at 900 rpm with a load torque
applied to the machine are shown in Fig. 15. In order to show
the effectiveness of the proposed ZSC hysteresis controller
over the whole speed range a speed transient from 0 to the
rated speed of 3000 rpm has been performed as shown in
Fig. 16. The ZSC hysteresis band is set to 0 except for the
speed range that goes from 100 to 150 rad/s where it is set to
0.5 A. In this way it is possible to observe that the ZSC can
be controlled in any speed range independently from the the
operating point.
Fig. 13. Speed wm of 1000 rpm. Proposed modulation with DT hysteresis
control for different values of ZSC band (a) Phase current ia. X-axis:
20ms/div; Y-axis: 1 A/div (b) ZSC i0, hysteresis band of 0.3 A. X-axis:
20ms/div; Y-axis: 0.5 A/div (c) Phase current ia. X-axis: 20ms/div; Y-axis:
1 A/div (d) ZSC i0, hysteresis band of 0.1 A. X-axis: 20ms/div; Y-axis: 0.1
A/div (e) Phase current ia. X-axis: 20ms/div; Y-axis: 1 A/div (f) ZSC i0,
hysteresis band of 0.05 A. X-axis: 20ms/div; Y-axis: 0.1 A/div
Fig. 14. Speed wm of 1000 rpm. Proposed modulation with DT hysteresis
control. Change of the hysteresis band from 0.2 to 0.05 A (a) Phase currents.
X-axis: 10ms/div; Y-axis: 1 A/div (b) ZSC i0. X-axis: 10ms/div; Y-axis: 0.1
A/div
VII. CONCLUSIONS
In this paper an OEW-PMSM starter-generator fed by a
dual-inverter with a common dc link has been considered.
The effect of the VSCs’ DT on the ZSV has been carried
out. By combining the DT compensation method PBDTC with
the modulation proposed in Part I an hysteresis control of the
ZSC using the DT as a control action has been developed to
suppress the ZSC flowing due to the non-sinusoidal back EMF.
The different nature of the power modules used for the two
converters, IGBT and SiC, has been exploited by square wave
modulating the IGBT one in order to obtain higher system
efficiency and reduce the ZSC circulating problem.
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